ASIC RTL Design Engineer-

Fremont, CA
Full Time
Experienced

Job title: ASIC RTL Design Engineer
Position type: Full-time
Location:
Fremont,CA
Singapore

Pay Range For This Position:$110,000 - $300,000 per year
Job ID#:#136686

  • Responsibilities:

Lead RTL design, simulation, and verification efforts

ASIC/SoC products, ensuring robust and efficient designs.

Integrateand validate IP blocks within the larger system, ensuring seamlessfunctionality and compatibility.

  • Requirements:

Thoroughly comprehend both internal and external requirements, conducting Power, Performance, and Area (PPA) analysis to optimize design trade-offs.

Collaborate closely with the backend team, participating in RTL coding, implementation, and synthesis stages to ensure successful tape out.

Develop and maintain reusable internal intellectual properties (IPs) tailored for AI and/or in-memory computing applications.

Provide crucial support for Post-Si testing and validation, diagnosing and rectifying issues to ensure the overall functionality and quality of the product. Play a mentorship role by guiding and coaching junior engineers, sharing expertise and best practices to foster their professional growth.

Contribute to design reviews and cross-functional discussions, offering insights and recommendations to enhance product performance and reliability.

Stay up-to-date with industry trends and advancements in RTL design methodologies, integrating innovative techniques to improve product quality and efficiency.

Collaborate with cross-functional teams, including software, architecture, and verification teams, to achieve cohesive and successful product development and delivery.

  • Requirements:

MS with 5+ years of experience or PhD in Electrical Engineering with emphasis on RTL/SoC/digital design

Experience with Verilog and system Verilog

Experience with VCS, Verdi or other industry standard tools

Experience with pre-layout simulation and post-layout simulation Understanding of the design flow.

Ability to work with the backend team

Familiarity with AMBA APB AXI Protocol

Familiarity with RISC/Arm or other core architectures

Ability to create innovative architecture and solutions to customer requirements

Ability to work in startup environment and work both independently and as a team player, with the ability to provide technical leadership to other members of the engineering team.

Experience in one or more of the following areas considered a strong plus: FPGA/ASIC design of image processing systems

Working knowledge of SoC architecture such as CPU, GPU or accelerators

Familiarity with: UVM, place-and-route, STA, EM/IR/Power

  • About us:

Founded in 2009, IntelliPro is a global leader in talent acquisition and HR solutions. Our commitment to delivering unparalleled service to clients, fostering employee growth, and building enduring partnerships sets us apart. With a dynamic presence in the USA, China, Canada, Singapore, Philippines, UK, India, Netherlands, and Germany, we continue leading global talent solutions.

IntelliPro, a global leader connecting individuals with rewarding employment opportunities, is dedicated to understanding your career aspirations. As an Equal Opportunity Employer, IntelliPro values diversity and does not discriminate based on race, color, religion, sex, sexual orientation, gender identity, national origin, age, genetic information, disability, or any other legally protected group status. Moreover, our Inclusivity Commitment emphasizes embracing candidates of all abilities and ensures that our hiring and interview processes accommodate the needs of all applicants. Learn more about our commitment to diversity and inclusivity at https://intelliprogroup.com/.

Share

Apply for this position

Required*
Apply with Indeed
We've received your resume. Click here to update it.
Attach resume as .pdf, .doc, .docx, .odt, .txt, or .rtf (limit 5MB) or Paste resume

Paste your resume here or Attach resume file

Human Check*